

Getting the most out of your professional RISC-V compiler and debugger

Ryan Sheng / 盛磊, <u>ryan.sheng@iar.com</u>, 021-63758658 IAR Systems (China) 2019.11.13



Highlight

Meet the demand of quality & time-to-market for your RISC-V project

- Easy code reuse and widest customers base from IAR Embedded Workbench, the complete IDE toolchain
- Fit the needs of both memory size and necessary performance by the outstanding C/C++ compiler
- Improve the code quality and find potential issues earlier by the integrated C-STAT analysis
- Identify low level bugs and provide graphical visibility to all SoC resource by the powerful debugger



IAR Embedded Workbench Complete C/C++ compiler and debugger toolchain

Most widely used development tools for embedded applications

User-friendly IDE features and broad ecosystem integration


Industry leading code optimization technology

Comprehensive debugger

Integrated code analysis tools

ISO/ANSI C/C++ compliance with C18 and C++17







Support for 12,000+ devices Different architecture, One solution

All available 8-,16- and 32-bit MCUs

Cortex-M0 Cortex-M0+ Cortex-M1 Cortex-M3 Cortex-M4 Cortex-M7 Cortex-M23 Cortex-M33 Cortex-R4 Cortex-R5 Cortex-R52 Cortex-R7

Cortex-R8 Cortex-A5 Cortex-A7 Cortex-A8 Cortex-A9 Cortex-A15 ARM11 ARM9 ARM7 SecurCore 8051 **MSP430**

AVR AVR32 RX **RL78** RH850 78K SuperH V850 R32C M32C M16C R8C

H8 STM8 ColdFire HCS12 S08 MAXQ **CR16C** SAM8 **RIS**

Compiler optimizations Function x = y - 15;C Source inlining Dead code elimination Compiler Parser Loop = unrolling **High-Level Optimizer** Intermediate Code Χ Scheduling 15 **Code Generator** Peephole Low-Level Target Code Optimizer a3, sp C.mv Crosscall a1, 1 c.li Assembler a0, 0x80002 lui Link time optimizations Object Code 01001000111001101001 Linker **SYSTEMS**

Controlling optimizations

Language standards Multi-file compilation allows ISO/IEC 14882:2015 the optimizer to operate on (C++14, C++17)a larger set of code ISO/IEC 9899:2018 (C18) Multiple ANSI X3.159-1989 (C89) Options for node "welcome" Х optimization IEEE 754 standard for levels for code floating-point arithmetic size and Category: Factory Settings Multi-file Compilation General Options execution Static Analysis Discard Unused Publics C/C++ Compiler speed Assembler Diagnostics MISRA-C:2004 MISRA-C:1998 Encodings Extra Options Well-tested Major features of the Language 1 Language 2 Optimizations Output List Output Converter Preprocessor Commercial test suites Custom Build optimizer can be Level Enabled transformations: **Build Actions** The linker can Plum-Hall Validation test ○ None Common subexpression elimination Linker controlled individually Loop unrolling suite OLow Debugger remove unused Function inlining I-iet Medium Perennial EC++VS Code motion Simulator code 🖲 High Type-based alias analysis Cross call Dinkum C++ Proofer Size Balance between size No size constraints In-house developed test suite and speed by setting Option to >500.000 lines of C/C++ test code run multiple times different optimizations maximize Processor modes for different parts of the speed with Memory models code no size **Optimization levels** constraints SYSTEMS OK. Cancel

Speed, size or both?

Optimization

Common sub-expressions Loop unrolling Function inlining Code motion Dead code elimination Static clustering Instruction scheduling Cross call

Effect

- Speed \uparrow Size \downarrow Speed \uparrow Size \uparrow Speed \uparrow Size \uparrow Speed \uparrow Size \rightarrow Speed \rightarrow Size \downarrow
- Speed \rightarrow Size \downarrow Speed \uparrow Size \downarrow
- Speed \uparrow Size \rightarrow
- Speed J Size J



Challenges on optimization

PIAR SYSTEMS

Size

- Compared to more complex instruction sets, RISC-V have some challenges especially when it comes to code size
- Arithmetic with higher resolution than the natural data size yields larger code
- Absence of carry flags and instructions to save and restore multiple registers are other examples

Speed

- When it comes to speed, RISC-V is relatively competitive
- More speed optimizations come in future releases

Our initial target will be on reduced code size for small embedded systems. Our main focus have always been to supply the best balance of code size and speed on the market.

GCC attributes

- In extended language mode, the IAR C/C++ compiler supports a selection of commonly used GCC-style attributes
- Use the ______ ((attribute-list)) syntax for these attributes
- The following attributes are supported in part or in whole





Custom instructions

- The .insn directive generates custom instructions which are not directly supported by the assembler
- The .insn directive can be used to inline assembly code in programs written in C and C++
- The **.insn** directive generates instructions on all RISC-V instruction formats

* Please refer to the RISC-V ISA specification sections 2.3 and 12.2 for details on bit-layout

	.insn directives						
.insn	r	op7,	f3,	f7, rd, rs1, rs2			
.insn	r	op7,	f3,	f7, rd, rs1, rs2, rs3			
.insn	r4	op7,	f3,	f2, rd, rs1, rs2, rs3			
.insn	i	op7,	f3,	rd, rs1, expr			
.insn	i	op7,	f3,	rd, rs1, expr (rs1)			
.insn	S	op7,	f3,	rd, rs1, expr (rs1)			
.insn	sb	op7,	f3,	rd, rs1, expr			
.insn	sb	op7,	f3,	rd, expr(rs1)			
.insn	b	op7,	f3,	rd, rs1, expr			
.insn	u	op7,	f3,	rd, expr			
.insn	uj	op2,	rd,	expr			
.insn	cr	op2,	f4,	rd, rs1			
.insn	ci	op2,	f2,	rd, expr			
.insn	ciw	op2,	f3,	rd', expr			
.insn	са	op2,	f6,	f2, rd', rs2'			
.insn	cb	op2,	f3,	rs1', expr			
.insn	cj	op2,	f3,	expr			
.insn	cs	op2,	f3,	rs1', rs2', expr			

op2, op7
 unsigned immediate
 2 or 7-bit opcode

fΝ

unsigned immediate for function code 2-7 bits wide

rd, rsN

register field
integer (x0-x31) or FP (f0-f31)

Rd', rsN'

compact instruction reg. field integer (x8-x15) or FP (f8-f15)


expr: immediate expression



Code quality: C-STAT static analysis

- Advanced analysis of C/C++ code
- Fully integrated within IAR Embedded Workbench for RISC-V
- Check compliance with MISRA C:2004, MISRA C++:2008 and MISRA C:2012
- Include ~250 checks mapping to hundreds of issues covered by CWE and CERT C/C++
- Intuitive and easy-to-use settings with flexible rule selection
- Support for command line execution
- Extensive and detailed documentation

CWE (Common Weakness Enumeration):http://cwe.mitre.orgCERT (Computer Emergency Response Team):http://www.cert.org



Debug & Trace probes

JTAG/SWD speed				
Download speed (RAM)				
SWO max. bandwidth				
Available trace memory				
Trace max. bandwidth				
Max streaming speed				
Power sampling resolution				
Power sampling rate				

I-jet 48 MHz 1.89 MByte/s ~30 Mbps --48MByte/s ~160 μA 200 ksps I-jet Trace (4-bit MIPI20 model) 100 MHz 3.73MByte/s

~60 Mbps

64M or 256M bytes

1.2 Gbps ~380MByte/s ~160µA

200 ksps

100 MHz 3.73 MByte/s ~60 Mbps 256M or 1G bytes 11.2 Gbps ~380MByte/s ~160 μA 200 ksps

I-jet Trace(16-bit Mictor/MIPI20 model)





RISC-V debugging

- IAR supports the latest complete RISC-V debug spec, currently v0.13
 - Any additional updates will continuously be supported
- Automated discovery of implemented debug features in a MCU or SoC
 - Implemented debug features like available HW breakpoints, supported extensions etc. is read on connection
- Interrupt and exception catching
 - Configure interrupt and exception catching
 - Distinguish between different priority levels and exception types
- Set different types of breakpoints
 - Watchpoints, set breakpoints on data
 - Set conditional breakpoints
- Single step both on C/C++ and assembler level
- Full low-level access to all registers, memories and resources on RISC-V SoC
 - Low level powerful SoC-oriented debugger on roadmap
- Script/macro execution capabilities



Debugger

Source and disassembly level debugging


	Swelcome - IAR Embedded Workbench				- 0 ×
- C-like macro system	File Edit View Project Debug I-je				
- Built-in Simulator					
			Disassembly	✓ ♫ X Stack 1	▼ # X
- RTOS awareness	Debug		Go to Memory	Stack	Value Type Frame Stack usage
- Trace	Files 🌣 🔹	120 PWM0_REG(PWM_CFG) = (PWM_CFG_ENALWAYS) (PWM_CFG_ZEROCM	Disassembly		
11400	🗆 🌒 welcome - Debug 🗸	121 PWM0_REG(PWM_COUNT) = 0; 122	4040032E 157D c.addi a0, b++;		18888 int [0] main
	bsp ⊕ ■ bsp ⊕ ∎ o fe300prci d	122 123 // The LEDs are intentionally left somewhat dim.	40400330 0605 c.addi a2,	0x8000FE4 0xCDCDCDCD 0x80000FE8 0xCDCDCDCD	
	→ le lesoprei_d	● 124 PWM0_REG(PWM_CMP0) = ;	if(b > 0 && g == 0){	0x80000FEC 0xCDCDCDCD	
	⊕ plic_driver.c	125 126 - while(1) {		a2, 0x10 0x80000FF0 0xCDCDCDCD 0x10 0x80000FF4 0xCDCDCDCD	
		127 volatile uint64_t * now = (volatile uint64_t*)(CLINT_CT		0x80000FF8 0x0000000	
	□ □ □ □ c_stat.c	128 uint64_t then = *now + 100; 129 while (*now < then) { }		0x80000FFC 0x4040002A	
	THE Proceplexip	130		, 0×10 , 0×40400346	
Dockable	U Output	131 ☐ if(r > 0 && b == 0) { 132 r;	r++;		
DUCKADIE	→ welcome.map welcome.out	133 g++;	40400342 0585 c.addi a1,	, 1	
windows and		$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	b; 40400344 167D c.addi a2,	, -1	Expressions
windows and		136 g;	PWM0_REG(PWM_CMP1) = 0xFF - (r >> 2)		∀ 4 ∧
tob groupe		137 b++; 138 - }		, 0xFF Expression Value Location	Type Monitoring
tab groups	welcome	(130] = 150 $if(b > 0 & & g == 0)$. 0x10	uint16_t uint16_t
	Registers 1 🗸 🗸 X	140 r++;		b 0 a2[0:15]	uint16_t
	·	141 b; 142 - }		, a5 <click td="" to<=""><td></td></click>	
	Find: V Group: PWM V	143		, a5, 0x24	
	Name Value Access	144 PWM0_REG(PWM_CMP1) = 0xHF - (r >> 2); 145 PWM0_REG(PWM_CMP2) = 0xFF - (g >> 2);		, 0(a5)	
Registers	PWM0CFG 0x00001400 ReadWrite	146 PWM0_REG(PWM_CMP3) = 0xFF - (b >> 2);	PWM0_REG(PWM_CMP2) = 0xFF - (g >> 2) 4040035E 0FF00713 li12 a4,	, ØXFF	Variables
Registers	PWM0COUNT 0x00000077 ReadWrite PWM0PWMS 0x00000080 ReadWrite	147	40400362 01051793 slli a5,	, a0, 0x10	variables
	PWM0CMP0 0x00000FE ReadWrite			, 0x10	Monitoring
	PWM0CMP1 0x000000F3 ReadWrite PWM0CMP2 0x00000FC ReadWrite			, 2 Variable Value Location , a5 i 10000 0x8000FE0	
	PWM0CMP3 0x000000FF ReadWrite	Output: Log file: Off	4040036C 200057B7 lui a5,	r 50 a1[0:15]	uint16_t
		Welcome to the E31 Coreplex IP FPGA Evaluation Kit!	Breakpoints	▼ ¶ X g 13 a0[0:15]	uint16_t
			Type Location Ex	xtra b 0 a2[0:15]	uint16_t uint64 t volatile *
Semihosted			✓ ● Code coreplexip_welcome.c:124.3, typ ✓ ● Code coreplexip welcome.c:144.5 whe	rpe: default (auto) 1921881 0x200BFF8	uint64_t
Gerninosteu			Code coreplexip_welcome.c:144.5 whe		uint64_t
Terminal I/O		Input: Ctrl codes Options			Code & data
		Buffer size: 0			brookpointe
		build state. 0	1		breakpoints
	Build Debug Log				
	Ready			Ln 142, Col 6	UTF-8 CAP NUM OVR




More features will come: Data log, Interrupt log, Function profiler, Code coverage, etc.

× 🗌						-						
					Code Cove	-						
Si	ne∨alue 0 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5					05						
			54 when PC is 0x08003202			Code		Coverage (%) Code Range	File		
Co		0 Access ty	ype: Write me: 1s 936629.25 us (92958204		<u>_</u>		onacci(Program)	86.				
	-1			· · · · · · · · · · · · · · · · · · ·			ibonacci(Module)	100.		Fibonacci.c		
reline		0s 1s Current r	max: 98 at 331337.75 us (15904 min: -98 at 1s 234336.02 us (59	248129) cycles)	7s 8s		tilities(Module)	86.		Utilities.c		
	←						GetFib InitFib	50. 100.	-			
							PutFib	91.				
							_dbg_break(Module)	100.		dbq_break.c		
	SysTick		0.81 us				_dbg_xxdwrite(M	100.		dbg_xxdwrite.c		
2						♦ ⊡ ♦ _	_dbg_xxexit(Mod	33.		dbg_xxexit.c		
meline		0.0005120s 0.0005122s	s 0.0005124s	0.0005126s 0.0005128s	0.0005130s 0.000	51 🛄 🔶 🗕	_dbg_xxwrite(Mo	66.	7	dbg_xxwrite.c		
Ε,												
×ī												
l	U D	k k	≯									
	Functio	n	PC Samples	PC Samples (%)		<						
	1	core_state_transition	3401	30.33		Disassemb	ly					
		matrix_mul_matrix	1342	11.97		Go to	0x80000000 ~ Me	mory .	~ 🗈			
			1176	10.49			Co Disassembly					
		crcu8	1140	10.17				it and				
		ee_isdigit	851	7.59			iar_cstart_in iar_program_s					
		core_list_find	656	5.85		•			lui qr	o, 0x80000		
		core_list_reverse	588	5.24		•				o, gp, 0x16		
		matrix_sum	430	3.84		•				o, 0x80001		
		core_bench_state	386	3.44		•				o, sp, 0x30		
		core_init_state	186	1.66		♦	1 20000010 2AC			low_level_init		
	1	core_list_mergesort	162	1.44		*), zero, 0x20000018		
	1	matrix_add_const	158	1.41		- 🏅	1 20000016 22E 1 20000018 000	_		_iar_data_init2), zero		
	1	matrix_mul_vect	112	1.00			1 20000018 000 1 2000001C 222), zero Min		
ij	✓ ✓	matrix_mul_const	105	0.94		l 🗼	1 2000001E 222		-	sit		
a l	1	core_bench_list	76	0.68		•				20000020		
t;		crcu16	72	0.64			void PutFib(uin		-			
Function Profiler	1	cmp_idx	48	0.43			{					
							D . D .					

Demonstration



编译/链接/下载/调试









Thanks for your attention!

www.iar.com/riscv

